*************************************************************
* Video Output Controller, Linux Device Driver, Release Note*
*************************************************************
[Version 2.0.0.7]
Release at 2015.10.21
1. IMPROVEMENT: Refine timings to TVENC for abnormal color edge at PAL.

[Version 2.0.0.6]
Release at 2015.10.01
1. BUG FIX: Skip odd post divider when calculate PLL parameters.
2. IMPROVEMENT: Stop and restart VOC clock to sync clock phase after PLL and VOC divider are updated.

[Version 2.0.0.5]
Release at 2015.08.26
1. BUG FIX: wrong sysctorl MMR bit shift for I80 control.
2. FEATURE: Add paramater keep_boot_settings to skip VOC reset, clock control and IO settings when insert module.
            This function is for CBB requirement to keep VOC on durning period of bootloader to application start.

[Version 2.0.0.4]
Release at 2015.06.25
1. BUG FIX: ISR, when change to BUF_STATE_DONE, and update dwFrameCount in ISR, uses wrong ptCur_Frm, should be ptCur_Fram_pip.
            This mistake does't have any affection on buffer control.
2. ENHANCEMENT: VPL_VOC_PIP_STOP will reset all PIP buffer queue and status as new initial one.

[Version 2.0.0.3]
Release at 2015.05.07
1. BUG FIX: use set_filed to write OSD stride,which can clear previous value first.
2. BUG FIX: Fix pclk phase setting, support NEGEDGE and POSEDGE from drvier timing.

[Version 2.0.0.2]
Release at 2015.04.17
1. BUG FIX: use module_refcount to check single open is not well design, instead of privat open_count
2. FEATURE: add voc_register_connector / voc_unregister_connector function for sub-connecoter driver to register itself to voc driver.
3. ENHANCEMENT: remove hardcode LCD connector, LCD driver can use voc_register_connector/voc_unregister_connector to register and remove subdevice node.
4. FEATURE: Create sysfs enry for /sys/class/vpl_voc/[connectors]/modes, can get all connectors supporting modes without switch curt connector
5. ENHANCEMENT: revise struct voc_connector, add if_version check.
6. BUG FIX: support DE (blank) polarity flag
7. BUG FIX: Don't set SYSC_VOC bit20 with SRGB mode, only set with I80.

[Version 2.0.0.1]
Release at 2015.02.11
1. FEATURE: Add data_arrangement and color_order to connector structure
2. FEATURE: Add PLL parameters calculation for various pixel clock of LCD
panel
3. BUG FIX: RGB24 SYSC contrl switch

[Version 2.0.0.0]
Release at 2015.02.05
1. FEATURE: new subdevice framwork, use sysfs to switch connector format and signal mode

[Version 1.0.0.0]
Release at 2014.10.29
1. FEATURE: First early implement release.
